MARVELL 88E1512 LINUX DRIVER

| | 0 Comments

I have tried that previously and once againt to verify. We have tried to apply the patch, but does’nt works It’s not being released in the petalinux FYI, Tool and Software tags: We aren’t using petalinux, but the kernel config stuff all looks the same.

Uploader: Mikakinos
Date Added: 1 March 2016
File Size: 60.21 Mb
Operating Systems: Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X
Downloads: 31685
Price: Free* [*Free Regsitration Required]

Please upgrade to a Xilinx. Oddly, eth1 seems to receive packets even though the link is never detected.

net: phy: marvell: fix Marvell 88E used in SGMII mode [Linux ] – Linux Kernels

Hope this helps everyone with this problem There was a fix in the emac drivers, but it’s not being used anymore. I don’t have the Marvell datasheet handy, but recall seeing that when run a 1.

This file is automatically generated by Xilinx. I’ll update you when I have more information.

Linux on P4080 + external PHY through RGMII: slow ping + total freeze without error message

Thanks for the information. There was a little communication confusion with Xilinx. This patch is not yet available in the mainline and is expected to be available in the next release. If they both operate at 2. 8e81512 have tried that previously and once againt to verify. I will dig into the kernel code to see if there is a workaround.

  EASYSOFT LINUX ODBC DRIVER DOWNLOAD

net: phy: marvell: fix Marvell 88E1512 used in SGMII mode [Linux 4.9.36]

I have verified that I can read 888e1512 OUI bits from the PHY registers using u-boot mdio read 0 2, mdio read 1 2 – other addresses do not respond. I will dig into the phy initialization code to see why it seems to ignore PHY1.

We are running a single Marvell 88e on a custom board, and it refuses to work at all. Hoping to get a pre-release of the Flipping bit 1 would translate the address of the two PHYs to 2 and 3 instead of 0 and 1. Narvell have detected your current browser version is not the latest one. If they both operate at 3. Yes, I have tried it, but eth1 still doesn’t work. Add the phy handle to the gem sections: Verified fix for this problem.

ChromeFirefox linus, Internet Explorer 11Safari. Copyright c – Intel Corporation.

Solved: Dual Marvell 88e PHY Ethernet problem – Xilinx – Community Forums

I’ve tried your device tree example as well as different examples found: I tried it without success. Could you explain how to implement Xilinx provided patch at each these different linkx

  GIGABYTE GA-7ZX DRIVER DOWNLOAD

Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type. We aren’t using petalinux, but the kernel config stuff all looks the same. The state machine for this is pretty simple and basically counts the bits as they go out and just inverts the value for one bit period during the desired address bit for example bit 1.

However, eth1 still doesn’t work correctly. Did you try running ping with u-boot? I cant try it due to my situation, if you try it can you please give information about We are not able to run our dual GEM config.

Linux Kernel Thanks Panou.